Abstract−This paper presents a new analytical propagation delay model for nanoscale CMOS inverters. By using a nonsaturation current model, the analytical input-output transfer responses and propagation delay model are derived. The model is used for calculating inverter delays for different input transition times, load capacitances and supply voltages. Delays predicted by the proposed model are in good agreement with those of transistor level simulation results from SPICE, with accuracy of 3% or better.
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I. INTRODUCTION
As one of the most important performance parameters in CMOS digital circuits, propagation delay is of concern to designers and users. Both the speed/frequency and dynamic power dissipation of a circuit are affected by propagation delay, so timing analysis has been investigated for several decades [1−6] . With the increasing complexity of modern VLSI systems, transistor level simulation is becoming more computationally intensive because of the nonlinear transfer characteristics of CMOS gates [7−9] . Therefore, an analytical delay model that does not need numerical iterations has been the subject of much research [3, 6−15] .
For extracting propagation delay, development of a delay model for a CMOS inverter is the first step [12] , and a number of inverter delay models have been developed [6−13] . The first inverter delay expression was introduced by Burns [1] . Early models were based on Shockley's square law MOSFET model, which does not include the carrier velocity saturation effect [1, 2] . As the drain current (I ds ) deviates significantly from the Shockley model in the sub-micrometre region, the accuracy of these models was not good enough. Therefore, Sakurai et al. [3] proposed an α-power law current model that includes the carrier velocity saturation effect of short channel devices. Several analytical delay expressions based on the α-power law model were introduced [9, 11] . However, in modern nanoscale MOSFETs, I ds does not saturate [16, 17] . Therefore, α-power law based delay models would underestimate the inverter propagation delay by using higher I ds (at drain-source voltage, V ds , equals to supply voltage, V dd ) in the nominal saturation region.
On the other hand, some delay models did not take the current of the loading transistor into account [3, 11] , which includes overshooting current (I ov ) and short-circuit currents [9, 12] . Moreover, with continuous scaling down of transistor dimensions, the charging/discharging of input-output coupling capacitance (C M ) inevitably affects inverter characteristics and propagation delays, which should be considered in developing delay models [6, 7, 9, 10, 12] .
The reported delay expressions for sub-micrometre inverters are complex [7] [8] [9] 12] , which limits their extensive use. The objective of this work is to develop a new analytical propagation delay model for nanoscale CMOS inverters. A non-saturation I ds model for a MOSFET is proposed, and the effects of I ov and C M are considered. An analytical expression for the output response is derived by solving differential equations for each transition region, and the propagation delay of a CMOS inverter is derived.
II. NON-SATURATION DRAIN CURRE MODEL AND INVERTER TRANSIENT RESPONSE

A. Proposed Drain Current Model for Nano MOSFETs
The MOSFET output characteristics are simulated in SPICE with the BSIM4 model. Model parameters were extracted from state-of-the-art 35nm technology bulk devices with oxide thickness of 0.86nm. Fig. 1(a) shows the output characteristics of an n-MOSFET with width and length both of 35 nm. I ds predicted by an α-power law model is also shown. Non-saturation and the obvious discrepancy between the α-power law and simulation are observed.
It is noticed that I ds versus V ds shows piecewise linearity: the first part corresponds to the triode region and the second part is observed before the substrate current-induced body effect. Linear fitting of the second part is shown in Fig. 1(a) , with linear equations describing the driving current of the inverter's dynamic behaviour.
During an inverter's rising input transient, V ds (=V out ) of the driving n-MOSFET varies with gate voltage, V gs (=V in ), so I ds is also varying. To obtain I ds at any transition point, linear equations for region II at any V gs should be known, which can be derived by the two-point method. For example, two simulated or measured points are taken at V gs =V dd , one is I ds0 (I ds at V gs =V ds =V dd ), and the other is near the transition point of I ds ∼V ds , such as I′ ds0 (I ds at V gs =2V ds =V dd ). For cases of V gs less than V dd , the two points can be estimated by the α-power law as illustrated in Fig. 1(b) .
It is found that I ds is proportional to (V gs −V th ) α from Fig.  1(b) , with α~1.2, which is expected for sub-micrometre devices [3] . Therefore, in region II of Fig. 1(a V th is the threshold voltage, α is fitting parameter reflecting velocity saturation effects. Equation (1) is used in deriving the inverter analytical propagation delay model.
B. CMOS Inverter Switching Characteristics Analysis
A schematic of a CMOS inverter is shown in Fig. 2(a) . The channel width (W) ratio between the p-MOSFET and n-MOSFET is set at 1.74. C L includes output and load capacitance, C M is the input-to-output coupling capacitance:
where W peff and W neff are the effective channel widths of the p-MOSFET and n-MOSFET, respectively. L peff is the effective channel length of the p-MOSFET, L Dp and L Dn are gatedrain under-diffusion of p-MOSFET and n-MOSFET. The dynamic behaviour of an inverter can be derived from Kirchhoff's current law at the output node:
where V out and V in are the output and input voltages, I p and I n are the I ds of the p-MOSFET and n-MOSFET, respectively. In this paper, the differential equation is solved for a rising input where the n-MOSFET is the driving transistor and the p-MOSFET is the loading transistor. The rising input signal is:
V in =0 at t≤0, V in =V dd ×t/tr for 0≤t≤tr and V in =V dd at t≥tr.
where tr is the rise time. Therefore, the (high to low) propagation delay tpHL, which is the time interval from V in =50%V dd to V out =50%V dd will be derived. Fig. 2(b) shows both input-output transient response and I p and I n for a rising input transition. I p is negative at the beginning because of overshooting [9, 12] . The overshooting time (t ov ) cannot be ignored in nano digital circuits [8] . I p becomes positive after the n-MOSFET turns on, which called the short-circuit current and is ignored for fast input ramps.
For a fast rising input, the trajectory of V out is shown by arrows in Fig. 3 , and the driving current (I n ) is estimated as:
Region 1, 0≤t≤V thn ×tr/V dd , 0≤V in ≤V thn , (Cut-off and subthreshold region). I subn is the subthreshold current.
Region 2, V thn ×tr/V dd ≤t≤tr, V thn ≤V in ≤V dd , (Region II in Fig.  1(a) at V ds =V dd ). Region 4, t≥tr, (Region I in Fig. 1 (a) at V gs =V dd and V ds ≤V ds0 ).
β=W n µ e C oxn /L n , µ e is the electron mobility and C oxn is the n-MOSFET gate oxide capacitance.
III. ANALYTICAL INVERTER TRANSIENT RESPONSE ANALYSIS AND PROPAGATION DELAY
A. Analytical Solutions of Inverter Transient Response
By using the switching behaviour of Fig. 2(b) and the suggested driving current model above, the corresponding forms of (3) can be rewritten and solved as follows.
The n-MOSFET operates in the subthreshold region and the p-MOSFET is in the linear region with V dsp >0 because of the effects of the gate-to-drain coupling capacitance. Since the expressions for the overshooting and subthreshold currents are complex, one cannot analytically solve the differential equation for this region. So an average value of I subn (at V in =V thn /2) is used to substitute I n and I p . Therefore, (3) is:
where C=C L +C M , considering the boundary condition of V out =V dd at t=0:
The n-MOSFET switches on and V dsn (V out ) stays at almost V dd for fast input ramp cases. I n is calculated by the α-power law. The p-MOSFET current is approximately equal to zero because V dsp is almost zero. The differential equation is: Fig. 3 . Trajectory of Vout at rising input ramp, the operation regions correspond to those of Fig. 2(b) . The n-MOSFET operates in linear region I of Fig. 1(a) , V gsn =V in =V dd and the p-MOSFET is off:
The equation can be simplified by neglecting the second order variable. By continuity conditions,
B=β(V th −V dd )/C, t 0 is calculated from (13) at V out3 =V ds0 .
B. Inverter Propagation Delay Evaluation
The high-to-low propagation delay (tpHL) is calculated by:
The 50%V dd level of V out always occurs in region 3 for fast input ramp cases, and tpHL is derived from (13) For cases of slower input transition, V out =0.5V dd occurs in region 2, tpHL can be obtained from (11) . Parameters in the tpHL formula can be obtained either by simulation or measurement. Both the overshooting current of p-MOSFET and the subthreshold current of n-MOSFET are taken into account. The non-saturation driving current is considered for nano MOSFETs, which reduces delay errors compared with models using saturation driving current [3, 9, 11] . Fig. 4 shows a comparison of V out from calculation and simulation. V dd and C L are 1V and 1fF, respectively, with input rise time varying from 5ps to 50ps. The proposed model results are very close to those produced by SPICE. Fig. 5 shows tpHL at different tr (≤50ps) with V dd =1V and C L =1fF. The input transition time has little effect on the currents (I ov , I subn and I dsn at V gsn =V dd ), and tpHL is calculated by using the parameters in Table I . The simulated tpHL is plotted for comparison. The two set of results are close to each other with an average error of about 1.43%. tpHL calculated by the analytical model of [3] is also given, in which significant deviations from the simulation results are observed. The inaccuracies of the reported models may result from ignoring I ov , I sub and coupling capacitance, as well as from using a constant driving current in region II in Fig. 1(a) .
IV. RESULTS AND DISCUSSION
Variations of average I sub(ave) do not give obvious tpHL variations, as shown in Fig. 6 . One of the reasons is that the acting time of I ov and I sub is shorter during switching. In addition, α variations also did not result in significant delay fluctuations, and the usability of the proposed model is increased. Fig. 7 shows tpHL as a function of C L at V dd =1V and tr=10ps. C L affects I ov but its effect on the driving current is negligible. The discrepancy between the proposed model and simulation results is negligible, with average error of about 1%. This analytical model, with different C L , can be applied to more complex digital circuits using the "collapsing" technique, which reduces gates to equivalent inverters [15] .
V dd decreases continuously with scaled down MOSFET dimensions. Lower V dd has the advantages of lowering power dissipation and reducing high electric field effects. However, CMOS intrinsic delay increases rapidly with decreasing V dd if V th does not reduce in proportion to V dd , which is mainly due to the loss of large-signal transconductance (I ds /V dd ) [18] . The adverse effects are alleviated to some extent by lowering V th . Nevertheless, V th cannot always be reduced in proportion to V dd in view of I sub (and power) and gate oxide electric field. Fig. 8 shows SPICE simulations and model predictions of tpHL versus V dd at tr=10ps and C L =1fF. Errors are smaller than 2.5% when V dd is in the range 0.6 to 1.5V. It should be pointed that I ds0 and I′ ds0 are different from the values of Table I when V dd is not equal to 1.0V, and the currents are simulated at V gs =V ds =V dd and V gs =2V ds =V dd , respectively. tpHL calculated by reported analytical models are compared in Figs. 5, 7 and 8. As noted above, α-power law based models [3, 9, 11] used I ds0 as saturation current, which is larger than the actual driving current and underestimates tpHL. On the other hand, the model of [14] takes the inverter switching trajectory to be from V ds =V dd =2V gs (I ds =I L ) to V gs =2V ds =V dd (I ds =I H ) which is not suitable for a nano inverter. The method of taking half the sum of I H and I L as the effective current, [14] , underestimates the driving current and predicts higher delays. To the best of our knowledge, the proposed analytical delay model is more accurate and usable compared with reported models. Moreover, it is suggested that its application is simpler than the advanced cell characterization models such as CCS and ECSM.
V. CONCLUSIONS
Reported propagation delay models, such as α-power models, underestimate the delays of a nano CMOS inverter. This paper develops an analytical propagation delay model based on a 35nm CMOS inverter. The effects of nonsaturating current, input-to-output coupling capacitance, overshooting current and subthreshold current are considered.
The effects of input waveform slope, load capacitance and supply voltage on inverter delay are predicted by the proposed model. The accuracy and validity of the model is verified by comparing with SPICE simulations, and acceptable errors (less than 3%) are found across a large range of input transition times, load capacitances and supply voltages.
